

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

A. Kiiveri et al

Serial No.: 0 / 10/634,734

Group No .:

Filed:

August 4, 2003 Examiner:

For:

Secure Execution Architecture

Commissioner of Patents and Trademarks

Washington, D.C. 20231

TRANSMITTAL OF CERTIFIED COPY

Attached please find the certified copy of the foreign application from which priority is claimed for this case:

Country

:International Bureau

Filing Date

Application Number: PCT/IB02/03216 :August 13, 2002

Reg. No.

31,391

Francis J. Magu

Tel. No. (203) 261-1234

Type or print name of attorney

WARE, FRESSOLA, VAN DER SLUYS & ADOLPHSON

P.O. Address

755 Main Street, Monroe CT 06468 PO Box 224

NOTE: The claim to priority need be in no special form and may be made by the attorney or agent if the foreign application is referred to in the oath or declaration as required by § 1.63.

CERTIFICATE OF MAILING (37 CFR 1.8a).

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to the: Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Margery B. Hood

(Type or print name of person mailing paper)

on malling paper)

(Transmittal of Certified Copy [5-4])



WORLD INTELLECTUAL PROPERTY ORGANIZATION ORGANISATION MONDIALE DE LA PROPRIÉTÉ INTELLECTUELLE

34, chemin des Colombettes, Case postale 18, CH-1211 Genève 20 (Suisse) Téléphone: (41 22) 338 91 11 - e-mail: wipo.mail @ wipo.int. - Fac-similé: (41 22) 733 54 28

PATENT COOPERATION TREATY (PCT) TRAITÉ DE COOPÉRATION EN MATIÈRE DE BREVETS (PCT)

CERTIFIED COPY OF THE INTERNATIONAL APPLICATION AS FILED AND OF ANY CORRECTIONS THERETO

COPIE CERTIFIÉE CONFORME DE LA DEMANDE INTERNATIONALE, TELLE QU'ELLE A ÉTÉ DÉPOSÉE, AINSI QUE DE TOUTES CORRECTIONS Y RELATIVES

International Application No. Demande internationale n°

PCT/1B02/03216

International Filing Date
Date du dépôt international

13 August 2002 (13.08.02)

Geneva/Genève,

02 September 2003 (02.09.03)

International Bureau of the World Intellectual Property Organization (WIPO)

Bureau International de l'Organisation Mondiale de la Propriété Intellectuelle (OMPI)



J.-L. Baron

Head, PCT Receiving Office Section Chef de la section "office récepteur du PCT" PCT REQUEST

The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty

PCT /	. 1) 3	0 10	2	ivi /	ng O	0ff 3	ice 2	use 1	only 6	
International Ap	olica	цi	on i	Νo							

1 3 AUG 2002

(13.08.02)

International Filing Date
INTERNATIONAL BUREAU OF WIPO

PCT International Application

PCT International Application
Name of receiving Office and "PCT International Application"

Applicant's or agent's file reference
(If desired)(12 characters received)

Box No. 1 TITLE OF INVENTION	(t) desired)(12	characters maximum)
Box No. 1 TITLE OF INVENTION SECURE EXECUTION ARCHITECTURE		
DATE BASCOTION ARCHITECTURE		
Box No. II APPLICANT	ntor.	
Name and address: (Family name followed by given name; for a logal entity, full official	designation The	Telephone No.
address must include postal code and name of country. The country of the address indicated in applicant's Sinte (that is, country) of residence if no State of residence is indicated below,	his Box is the	Tolophone 140.
NORIA CORPORATION		Facsimile No.
Keilalahdentie 4		1
FI-02150 ESPOO		Teleprinter No.
Finland		
		Applicant's registration No. with the Office
State (that is, country) of nationality: Finland State	(that is, country)	of residences Pintage
Things to the same of the same		· · · · · · · · · · · · · · · · · · ·
for the purposes of: States the United States of America	of Ame	ited States the States indicated in the Supplemental Box
Box No. III FURTHER APPLICANT(S) AND/OR (FURTHER) I	NVENTOR(S)	
Name and address: (Family name followed by given name; for a legal suity, full official d address must include postal code and name of country. The country of the address indicated in the address in the address indicated in the address	rignation. The	This person is:
applicant's State (that is, country) of residence if no State of residence is indicated below.)	is Box is the	applicant only
PAATERO, Lauri		applicant and inventor
Rikalantie 4		inventor only (If this check-box
Fin1-∞970 Helsinki		is marked, do not fill in below.)
Finland		A - I'm - i - i - i - i - i - i - i - i - i -
•		Applicant's registration No. with the Office
State (that is, country) of nationality: Pinland State	that is, country) o	fresidence: Finland
This person is applicant all designated all designated States except	the I fair	
or the purposes of States Lithe United States of America	of Amer	
Further applicants and/or (further) inventors are indicated on a continu	ation sheet	
Box No. IV AGENT OR COMMON REPRESENTATIVE; OR ADI	PRESS FOR CO	RRESPONDENCE
he person identified below is hereby/has been appointed to act on behalf f the applicant(s) before the competent international Authorities as:	agent agent	common representative
Varne and address: (Family name followed by given name; for a legal entity, full The address must include postal code and name of country.)	official designation.	Telephone No.
		+46 8 440 95 00
WAPATENT AB	ſ	Facsimile No.
ox 45086	I	+46 8 440 95 50
E-104 30 STOCKHOLM	Ī	Teleprinter No.
Weden		
	ļ	Agent's registration No. with the Office
	!	
Address for correspondences Mail 11		
Address for correspondence: Mark this check-box where no agent or comminstead to indicate a special address to which correspondence should be sent	on representative is/	has been appointed and the space above is used

Form PCT/RO/101 (first sheet) (March 2001; reprint July 2002)

See Notes to the request form

Sheet No. 2					
Continuation of Box No. III FURTHER APPLICANT(S) AND/OR (URTHER) D	VENTOR(S)	· -		
If none of the following sub-boxes is used, this sheet should not be included in the	request.				
Name and address: (Family name followed by given name; for a legal entity, full official datignal address must include postal code and name of constry. The country of the address indicated in this Bax is applicant's State (that is, country) of residence if no State of residence is indicated below.)	on. The T	This person is:			
KIIVERI, Antti	1		ant and inventor		
Peikontie 1 F 72		invent	or only (If this check-box		
FIN-90550 Oulu		is marke	ed, do not fill in below.)		
Finland	Ā	pplicant's registrat	ion No. with the Office		
State (that is, country) of nationality: Finland State (that is	country) of re	sidence: Pi	nland		
This person is applicant all designated all designated States except for the purposes of: Name and address: (Family mans followed by given name; for a legal ensity, full official designation	the United !		the States indicated in the Supplemental Box		
address must include postal code and name of country. The country of the address indicated in this Box is applicant's Stars (that is, country) of residence if no Stare of residence is Indicated below.)		applica invento	nt only nt and inventor or only (Fatte check-box d do not fill in below) on No. with the Office		
State (that is, country) of nationality: State (that is,	country) of res	sidence:	-		
This person is applicant for the purposes of: all designated States except the United States of America	the United S		the States indicated in the Supplemental Box		
Name and address: (Family name followed by given name; for a legal entity, full official designation address must include posted code and name of country. The country of the address indicated in this Box is a applicant's Stoce (that is, country) of residence if no State of residence is indicated below.)	The Th	inventor	nt only nt and inventor only (If this check-bax do not fill in balow.)		
	Ap	plicant's registration	on No. with the Office		
state (that is, country) of nationality: State (that is,	country) of resi	idence:			
his person is applicant all designated all designated States except the United States of America	the United St of America of		the States indicated in the Supplemental Box		
lame and address: (Faully name followed by given name; for o legal entity, full official designation. ddress must include postal code and name of country. The country of the address indicated in this Box is th aplicant's State (that is, country) of residence if no State of residence is indicated below.)	This	inventor	t only t and inventor only (If this check-bex do not fill in below.)		
	App	licant's registratio	n No. with the Office		
ate (that is, country) of nationality: State (that is, c	ountry) of resid	ience:			
is person is applicant all designated all designated the purposes of: States all designated States all designated States	the United State of America on		ne States indicated in ne Supplemental Box		
Further applicants and/or (further) inventors are indicated on another continuation sheet.					
rm PCT/RO/101 (continuation sheet) (March 2001; reprint July 2002)		See Me	on to the manuar form		

Sheet No. 2

Box	t No.	v	DESIGNA	TION OF ST	ATES		lark i	the at		eck-boxes below;	at least	_		he weeked
The	folio	wing d	signations :	are hereby ma	de under	Ru	le 4.9	(a):			W + + + + + + + + + + + + + + + + + + +		1711121	oe marken.
Reg	donal	Paten												
×	AP EA	of t	ne Harare P	rotocol and of	the PCT	Œ	other	kind	of protection	n or treatment de	zimpaov sired, sp	ve.	fy on	ue, SD Sudan, SL Sierra Leone, ny other State which is a Contracting dotted line).
_	L.A.	Fed PC7	ration, TJ	Tajikistan, TN	d Turkm	nis	tan, a	in, B)	Belarus, k y other Sta	G Kyrgyzstan, K e which is a Cont	Z Kazal racting :	chs: Stat	e of th	ID Republic of Moldova, RU Russia he Eurasian Patent Convention and o
Ø	EP	LU	uxemboun	nt: AT Austri K Denmark, i I, MC Monac e of the Europ	o. Nt. N	-the	eland	l. PT	Downwood C	P.C des CYLO	nd and I Juited K lovakia,	icc ing	htensi dom, Turki	tein, CY Cyprus, CZ Czeck Republic GR Greece, IE Ireland, IT Iraly, cy, and any other State which is a
⊗	OA	OAI GN other dotte	I Patent: E Guinea, EQ State which d line)	F Burkins Fa Equatorial Gr is a member	so, BJ Buinea, G' State of	V C OA	n, CF Suines PI an	Cent a-Bis id a C	ral African sau, ML Mi ontracting S	Republic, CG Co. Ili, MR Mauritani tate of the PCT (IN MIC V	nge	1, SN	roire, CM Carneroon, GA Gabon, Senegal, TD Chad, TG Togo, and a rotection or treatment desired, specij
Vatic	nal P	atent (y other kind	of protection	ו מצירו לס ה	me	ıt des	irad.	specify on a	orted line)				
بند	AE	United	Arab Emira	ates					ambia	TIME ISTEP.			- N16"	N 7
	~ G	Anngu	a and Harbi	da			HR						NZ OM	
	AL	Albani	·									띘	OM	Didling
	₹M.	Armen	12			Ø	ın	In	donesia				PL	Deland
	١T	Austrie	+Utility Mo	del		図	Yr.	Ter				M	PT	Portugal
=		Austra	18			$\overline{\boxtimes}$	IN	Inc	lia			쩕	DO.	Romania
	·	AZEIDE	(Jast			Ø	IS	Ice	land			ద	RU	Russian Federation
	A.	Bosnia	and Herzeg	ovina		☒	JP						N.O	Kussian receismon
								**	пуа			Ωİ	SD	Sudan
B	IG I	Bulgari	A			茵	KG	Κv	rgyzstan			_	SE	Sweden
	R	- Trazil				茵	KP	De	mooratic Pe	ople's Republic	 ,	_	SG	
3 B	Y	Belarus				_			Korea	opic a Republic			36	Singapore
В	Z	Belize				×	KR			irca			21	Slovenia
C	A (anada					KZ		zakhstan				SK. SL	Slovakia +Utility Model
C	H & 1	LI Swi	tzerland and	i Liechtenstei	n		ic		nt Lucia				SL TJ	Sicrea Leone
C		hina					LK		Lanka					Tajikistan
C	0 0	olomb	2				LR		eria				TM	Turkmenistan
C	R C	osta R	C2						otho				TN	Tunisia
C		uba				Ž.	LT	Tie	uania				TR	Turkey
C	z c	zech R	epublic +U	tility Model		<u> </u>	T.II	Inv	embourg		Ŀ	S	TT	Trinidad and Tobago
DI			+Unility M	odel		<u> </u>	LV	Lan				_		
DI				Model			MA		0000				ΥZ	United Republic of Tanzania
ממ		ominic				_	MD		ublic of Mo	11			UA	Ukraine
DZ		lgeria			2	٠ حد	17117	κερ	notic of Mic	IQDYA			UG	Uganda
EC	: E	cuador				7 1	MG	Mad	agascar		Ł	3	US	United States of America
EE	E Es	tonia -	-Utility Mode	1	<u></u>	מול	MK	The	Common Vive	oslav Republic o	F			
ES		ain -				•	VIEL	Mon	odonie	ostav Kebnouc o	1 P		UZ	Uzbekistan
FJ	Fi	nland _	+Utility Mo	del		7 .	MN	Mon	golia		<u>}</u>			Vict Nam
GE			ngdom					Mala			_	-		Yugoslavia
GD		cnada						Mex			_	_	ZA	South Africa
GE	Ge	orgia							ambique				_	Zambia
GH	Gh.	ana						Norv			L	4 4	ZW .	Zimbabwc
ck-b	oves b	elow n	eceved for	legionaria - Co					,	he PCT after issu				
	-1100		361,00 IOI (morguating 30	MIES WITH	3B [EVE I	Decon	e party to t	he PCT after issu	ance of	tris	sheet	:
					⊏	<u>ا</u>						1		
		_				_						_		
		Desir				-								
appli mo	icent d nthe fi	eclares om the	that those a	dditional desi	ignations irded as v	are	auvu	(o) III	maner in th	ic Supplemental I	ROX 32 P	ĉm,	g exci	Rule 4.9(b) all other designations uded from the scope of this statemer is not confirmed before the expiration (Confirmation (Including fees) mut
				he 15-month to (July 2002)	tone limit)								See Notes to the property for

See Notes to the request form

Box No. VI				Sheet No. 4				
	PRIORIT	Y CLAIM						
Filing date	TOHOWING ERTH	ier application(s) is h Number	ereby clair	med:				
of earlier applie		of carlier application	_		<u> </u>	here earlier applie		
(day/month/ye		or carner application		national applicat country or member of	fWTO	regional application	02:	international application
item (1)						regional Office	-	receiving Office
	ı				- 1		i	
			J		1		- 1	
item (2)								
	Í				- 1			
			. [l			
item (3)								
	l				- 1		ł	
					- 1			
item (4)	1							
	į.		ľ					
					Ī		- 1	
item (5)	1	_						
			- 1		- 1		- 1	
					_		- 1	
☐ Further priority of	claims are indic	ated in the Suppleme	ental Box.					
The receiving Office	c is requested to	prepare and transmi	it to the In	ternational Bure	au a cert	ified conv of the	earlier and	plication(a) (out. if
the entiter application	on was filed wij	th the Office which fo	or the pur	oses of this inte	rnationa	application is th	e recelvir	pucation(s) (only g
above as:				•		.,,		& olling kontance
all items	item (1)	☐ item (2)	☐ ite	m (3) = ==	item (4)	item	(5) F	1-4
_				(5)	16211 (4)		(3)	other, see Supplemental Box
* Where the earlier (application is a	n ARIPO application	n indicate	at least one con	ntnı narı	u to the Paris Co	numetou	On the Dustantian of
Industrial Property o	or one Member	of the World Trade (Organizati	on for which the	u earlier	application was	Ned (Rul	jor ine r rolection oj le 4 10(h)Gi)):
			<u></u>					• • • • • • • • • • • • • • • • • • • •
		ONAL SEARCHIN						
Choice of Internation	onal Searchine	Authority (ISA) (if	f two or m		7.0			
international search,	indicate the At	and a side of the side of		tre Internationa		na Authorities as	a compat	ant to agree out the
		unoruy chosen; ine i	two-letter	ore Internationa code may be use	i Searchi dì:	ing Authorities ar	e compet	ent to carry out the
ISA / EPO				code may be use	i searchi d): ·	ing Authorities ar	e compet	ent to carry out the
	*****			code may be use	ed): ·			
	its of earlier se	arch; reference to t		code may be use	ed): ·			
Request to use resul International Searchi	its of earlier se	arch; reference to t	that searc	code may be use h (if an earlier s	ed): earch ha			
Request to use resul International Searchi	its of earlier se	earch; reference to t	that searc	code may be use h (if an earlier s	ed): earch ha	s been carried ou		
Request to use resul International Searchi Date (day/month/year)	its of earlier se ing Authority):	arch; reference to t	that searc	code may be use h (if an earlier s	ed): earch ha	s been carried ou		
Request to use resul International Searchi Date (day/month/year) Box No. VIII	its of earlier seing Authority):	numi	that searc	h (if an earlier s	earch ha	s been carried ou		
Request to use resul International Searchi Date (day/month/year) Box No. VIII I	its of earlier seing Authority): DECLARATIO ations are cont	Numi	that search	h (if an earlier s Coun	earch ha	s been carried ou dona! Office)		equested from the
Request to use resul International Searchi Date (day/month/year) Box No. VIII I	its of earlier seing Authority): DECLARATIO ations are cont	arch; reference to t	that search	h (if an earlier s Coun	earch ha	s been carried ou dona! Office)	t by or re	equested from the
Request to use resulnternational Searchinetrational Searchinetral (day/month/year) Box No. VIII The following declarinets-boxes below an	its of earlier seing Authority); DECLARATIO ations are control indicate in the	Num ONS mined in Boxes Nos. the right column the n	that search	to (if an earlier s Coun (v) (mark the a, each type of dec	earch ha	s been carried ou dona! Office)	d by or re	equested from the
Request to use resulnternational Searchinetrational Searchinetral (day/month/year) Box No. VIII The following declarinets-boxes below an	its of earlier seing Authority); DECLARATIO ations are control indicate in the	Numi	that search	to (if an earlier s Coun (v) (mark the a, each type of dec	earch ha	s been carried ou dona! Office)	d by or re	equested from the
Request to use resulnternational Searchinetrational Searchinetral (day/month/year) Box No. VIII The following declarineck-boxes below and Box No. VIII (i)	its of earlier seing Authority); DECLARATIC ations are contident in the continuous indicate in the c	Num ONS mined in Boxes Nos. the right column the n ration as to the identit	VIII (i) to	tode may be use Coun (v) (mark the a each type of deconventor	d): earch ha by (or reg pplicable laration)	s been carried ou dona! Office)	d by or re	equested from the
Request to use resulnternational Searchinernational Searchinet (day/month/year) Box No. VIII The following declarineck-boxes below and Box No. VIII (i)	tts of earlier se ing Authority); DECLARATIONS are control indicate in the Declar	Num ONS ained in Boxes Nos. the right column the n ration as to the identification as to the applic	that search	code may be use h (if an earlier s Coun (v) (mark the a each type of deconventor thement, as at the	d): earch ha by (or reg pplicable laration)	s been carried ou dona! Office)	Numbe declara	equested from the
Request to use resulnternational Searchinernational Searchinet (day/month/year) Box No. VIII In the following declarineck-boxes below an Box No. VIII (i) Box No. VIII (ii)	tts of earlier se ing Authority); DECLARATIONS are control indicate in the Declar	Num ONS mined in Boxes Nos. the right column the n ration as to the identit	that search	code may be use h (if an earlier s Coun (v) (mark the a each type of deconventor thement, as at the	d): earch ha by (or reg pplicable laration)	s been carried ou dona! Office)	d by or re	equested from the
Request to use resulnternational Searchinernational Searchinet (day/month/year) Box No. VIII In the following declarineck-boxes below an Box No. VIII (i) Box No. VIII (ii)	DECLARATIO ations are control indicate in the Declar Declar Declar Declar Declar Declar Declar	Num ONS mined in Boxes Nos. me right column the n ration as to the identification as to the applic o apply for and be gration as to the applic	VIII (i) to number of city of the icant's entiranted a pacant's entirented a pacant's en	(v) (mark the a each type of deconventor thement, as at the thement, a	earch ha	s been carried outlonal Office) : :	Numbe declara	equested from the
Request to use resulnternational Searchinernational Searchinet (day/month/year) Box No. VIII In the following declarineck-boxes below an Box No. VIII (i) Box No. VIII (ii)	DECLARATIO ations are control indicate in the Declar Declar Declar Declar Declar Declar Declar	Num ONS ained in Boxes Nos. the right column the n ration as to the applic o apply for and be gr	VIII (i) to number of city of the icant's entiranted a pacant's entirented a pacant's en	(v) (mark the a each type of deconventor thement, as at the thement, a	earch ha	s been carried outlonal Office) : :	Numbe declara	equested from the
Request to use resulnternational Searchinetrational Searchinetrational Searchinetral (day/month/year) Box No. VIII In the following declarateck-boxes below and Box No. VIII (i) Box No. VIII (iii) Box No. VIII (iii)	DECLARATIC ations are control indicate in the Declar date, to	Num DNS mined in Boxes Nos. the right column the n ration as to the identit o apply for and be gr ration as to the applic o claim the priority o	VIII (i) to number of a cant's entiranted a pacant's entired the earlief the e	(v) (mark the a each type of deconventor thement, as at the application	earch ha	s been carried outlonal Office) : : : : : : : : : : : : : : : : : : :	Numbe declara	equested from the
Request to use resul International Searchi Date (day/month/year) Box No. VIII I	DECLARATIO ations are contained indicate in the Declar date, to Declar date,	Num ONS mined in Boxes Nos. me right column the n ration as to the identification as to the applic o apply for and be gration as to the applic	VIII (i) to number of a cant's entiranted a pacant's entired the earlief the e	(v) (mark the a each type of deconventor thement, as at the application	earch ha	s been carried outlonal Office) : : : : : : : : : : : : : : : : : : :	Numbe declara	equested from the
Request to use resulnternational Searchinetrational Searchinetrational Searchinetrations of the following declarine sheek-boxes below and Box No. VIII (ii) Box No. VIII (iii) Box No. VIII (iii) Box No. VIII (iii)	DECLARATIC Authority): DECLARATIC Authors are control indicate in the dindicate in the date, to Declar date, to Declar date, to Declar date, to Declar United	Num DNS ained in Boxes Nos. ie right column the n ration as to the identit o apply for and be gr ration as to the applic o claim the priority o ration of inventorship I States of America)	VIII (i) to number of a cant's enti- ranted a pa cant's enti- of the earli of the earli of (only for	(v) (mark the aceach type of deconventor thement, as at the application the purposes of	earch has by (or regression) pplicable laration) e internal	s been carried outdona! Office) : : : : : : : : : : : : : : : : : : :	Numbe declara	equested from the
Request to use resulnternational Searchinetrational Searchinetrational Searchinetral (day/month/year) Box No. VIII In the following declarined boxes below and Box No. VIII (i) Box No. VIII (ii) Box No. VIII (iii)	DECLARATIC Authority): DECLARATIC Authors are control indicate in the dindicate in the date, to Declar date, to Declar date, to Declar date, to Declar United	Number of the application as to the application of inventorship	VIII (i) to number of a cant's enti- ranted a pa cant's enti- of the earli of the earli of (only for	(v) (mark the aceach type of deconventor thement, as at the application the purposes of	earch has by (or regression) pplicable laration) e internal	s been carried outdona! Office) : : : : : : : : : : : : : : : : : : :	Numbe declara	equested from the

Sheet No. 5

Box No. IX CHECK LIST; LANGUAGE O	FILING	
This international application contains: (a) the following number of sheets in paper form: request (including declaration sheets) : 5 description (excluding sequence listing part) : 12 claims : 3 abstract : 1 drawings : 2 Sub-total number of sheets : 23 sequence listing part of description (actual number of sheets if filed in paper form, whether or not also filed in computer readable form; see (b) below) : Total number of sheets : (b) sequence listing part of description filed in computer readable form in the paper form (i) only (under Section 801(a)(i)) (ii) in addition to being filed in paper form (under Section 801(a)(i))	This international application is accompanied by the following item(s) (mark the applicable check-boxes below and indicate in right column the number of each item): 1. fee calculation sheet 2. original separate power of attorney 3. original general power of attorney 4. copy of general power of attorney; reference number, if any: GPA. 02/0021 5. statement explaining lack of signature 6. priority document(s) identified in Box No. VI as item(s): 7. translation of international application into (language): 8. separate indications concerning deposited microorganism or other biological material 9. sequence listing in computer readable form (indicate also type and number of carriers (diskette, CD-ROM, CD-R or other)) (i) copy submitted for the purposes of international search under Rule 13ter only (and not as part of the international application) (ii) (only where check-box (b)(i) or (b)(ii) is marked in left column) additional copies including, where applicable,	
Type and number of carriers (diskette, CD-ROM, CD-R or other) on which the sequence listing part is contained (additional copies to be indicated under item 9(ii), in right column):	the copy for the purposes of international search under Rule 13ter: (iii) together with relevant statement as to the identity of the copy or copies with the sequence listing part mentioned in left column:	
Figure of the drawings which	10. other (specify):	
should accompany the abstract:	AGENT OR COMMON REPRESENTATIVE	
Next to each signature, indicate the name of the person sign request). Stockholm 13 August 2002 Lan Blue tars Ellner Authorized Representative	ting and the capacity in which the person signs (if such capacity is not obvious from t	eading the
	For receiving Office use only	
Date of actual receipt of the purported international application:	AUG 2002 (13.08.02) 2. Drawings:	
Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application:	receiv	red:
Date of timely receipt of the required corrections under PCT Article 11(2):	not re	ceived:
International Searching Authority (if two or more are competent): ISA/ EP	6. Transmittal of search copy delayed until acarch fee is paid.	
ate of receipt of the record copy by the	For International Bureau use only	
ternational Burcau: orm PCT/RO/101 (last sheet) (March 2001; reprint July 200	2) See Notes to the requ	unt form
, , , , , , , , , , , , , , , , , , , ,	-, Dee Notes to the requ	ess jorni

1

SECURE EXECUTION ARCHITECTURE

Technical Field of the Invention

The present invention relates to circuitry for providing data security, which circuitry contains at least one processor and at least one storage circuit. The present invention also relates to a method for providing data security in circuitry containing at least one processor and at least one storage circuit.

Background Art

10 Various electronic devices, such as mobile telecommunication terminals, portable computers and PDAs require access to security related components such as application programs, cryptographical keys, cryptographical key data material, intermediate cryptographical 15 calculation results, passwords, authentication of externally downloaded data etc. It is often necessary that these components, and the processing of them, is kept secret within the electronic device. Ideally, they shall be known by as few people as possible. This is due to the fact that a device, for example a mobile terminal, could 20 possibly be tampered with if these components are known. Access to these types of components might aid an attacker with the malicious intent to manipulate a terminal.

Further, in the devices, these above mentioned security related components will be handled, processed and managed alongside more general components which do not require any secure processing. Therefore, a secure execution environment is introduced in which environment a processor within the electronic device is able to access the security related components. Access to the secure execution environment, processing in it and exit from it should be carefully controlled. Prior art hardware comprising this secure environment is often enclosed within a tamper resistant packaging. It should

not be possible to probe or perform measurements and tests on this type of hardware which could result in the revealing of security related components and the processing of them.

5 An electronic device processing information in a secure environment and storing security related information in a secure manner is shown in US patent No. 5,892,900. The patent discloses a virtual distribution environment securing, administering and controlling electronic information use. It comprises a rights 10 protection solution for distributors, financial service providers, end-users and others. The invention uses electronic devices called Secure Processing Units to provide security and secure information storage and communication. Such a device, including a processor, is 15 enclosed within a "tamper resistant security barrier", separating the secure environment from the outer world. The electronic device provides both the secure environment and an unsecure environment, in which latter case the processor of the device has no access to the security 20 related information.

A problem that has to be solved is to enable for a third party to perform testing, debugging and servicing of the electronic device and its software without risking that the third party is given access to information which makes it possible to manipulate the security related components of the device so as to affect the security functions when in the secure environment. It should be possible to move between the two environments smoothly, without having to initialize one or the other every time a movement is effected.

15

3

Summary of the Invention

It is an object of the present invention to provide a solution to the above given problem by proposing an architecture comprising a secure environment in which it is possible to store and process information such as cryptographical keys and other security related data in a secure way and still making it possible to test and debug the architecture and its accompanying software in an unsecure environment without giving access to the security data.

This object is attained by the invention in a first aspect in the form of circuitry for providing data security, which circuitry contains at least one processor and at least one storage circuit according to claim 1 and in a second aspect in the form of a method for providing data security in circuitry containing at least one processor and at least one storage circuit according to claim 7. Preferred embodiments are defined by the dependent claims.

20 According to the first aspect of the invention, circuitry is provided comprising at least one storage area in a storage circuit, in which storage area protected data relating to circuitry security are located. The circuitry is arranged with mode setting means arranged to place a processor comprised in the 25 circuitry in one of at least two different operating modes, the mode setting means being capable of altering the processor operating modes. Further, it comprises storage circuit access control means arranged to control 30 the processor to gain access to the storage area in which protected data are located based on a first processor operating mode, and arranged to prevent the processor from accessing the storage area in which protected data are located, based on a second processor operating mode, 35 thereby enabling the processor to execute non-verified software downloaded into the circuitry.

4

According to the second aspect of the invention, a method is provided wherein protected data relating to circuitry security is stored in a storage circuit. A processor is set in one of at least two different alterable operating modes. The method further comprises the step of enabling the processor to access a storage area in which the protected data are located by setting the processor in a first operating mode and preventing the processor from accessing the storage area in which protected data are located by setting the processor in a second operating mode, thereby enabling the processor to execute non-verified software downloaded into the circuitry.

The invention is based on the idea that circuitry is 15 provided in which a processor is operable in at least two different modes, one first secure operating mode and one second unsecure operating mode. In the secure mode, the processor has access to security related data located in various memories located within the circuitry. The 20 security data include cryptographical keys and algorithms, software for booting the circuitry, secret data such as random numbers used as cryptographical key material, application programs etc. The circuitry can advantageously be used in mobile telecommunication 25 terminals, but also in other electronic devices such as computers, PDAs or other devices with need for data protection. In the case where the circuitry is placed within a mobile telecommunication terminal, it might be desirable that the circuitry provides the terminal with a unique identification number and accompanying keys for cryptographic operations on the identification number. The access to these security data and the processing of them need to be restricted, since an intruder with access to security data could manipulate the terminal. When 35 testing and/or debugging the terminal, access to security information is not allowed. For this reason, the processor is placed in the unsecure operating mode, in

10

15

30

5

which mode it is no longer given access to the protected data.

The invention advantageously enables the processor of the circuitry to execute non-verified software down-loaded into the circuitry. This allows testing, debugging and servicing of the electronic device and its software without risking that a third party is given access to information which makes it possible to manipulate the security related components of the device so as to affect the security functions when in the secure environment.

It should be noted that in US patent No. 5,892,900, the unsecure mode is the "normal" mode, used when transactions and communications must be secure, whereas in the present invention, the secure mode is the normal mode. In the present invention, unsecure mode is only entered during testing and/or debugging or other types of special cases when security data must be protected, i.e. when secure mode can not be practically maintained.

20 purpose terminals adapted for use in research and development. During a development stage, it is sometimes a requirement to be able to download untrusted and/or unchecked code into terminals. By enabling the unsecure mode, a channel is provided into the terminal without giving access to security related components. Consequently, the same terminal can be utilized for normal operation as well as in the development stage. It should be understood that it is rather expensive to manufacture special purpose terminals.

According to an embodiment of the invention, the circuitry of the invention is arranged with a timer controlling the time period during which the processor is in the unsecure mode. If other security controlling actions should fail, a maximum given time period is set during which access is given to unsecure processor mode. This restrains the possibility for an intruder to perform debugging and testing of the device.

35

According to another embodiment of the invention, authentication means are provided, which means being arranged to authenticate data externally provided to the terminal. An advantage with this feature is that during the manufacturing stage, and other stages where normal, secure operating mode is not yet activated, the terminal can be used for a limited time period, sufficient to load accepted, signed code into the terminal. It is also possible to download signed code packages into the terminal during secure mode operation. This facilitates 10 the possibility to add new security features to the terminal, bringing flexibility to the architecture. The architecture enables the applications to be divided into secure and unsecure parts. The circuit checks the code packages which are signed appropriately. Secure applications are downloaded to, and executed from, the storage area holding the protected data. This makes downloading of data smoother. If this feature was not present, it would be necessary to download secure applications and unsecure applications separately.

According to yet another embodiment of the invention, the circuitry is arranged with means for indication of the mode in which the processor is operating. It is appropriate that a mode register is set within the cir-25 cuitry, keeping track of the current mode. In case the circuitry is arranged within a mobile telecommunication terminal, it should be possible to indicate on the terminal display, via the terminal loudspeaker or in any other visual way, to a terminal user the fact that the terminal is operating in unsecure mode. This will draw 30 the user's attention to the fact that unsecure mode has been entered.

In accordance to further embodiments of the present invention, the mode setting means arranged to control the modes of the processor comprise an application program. This has the advantage that the mode could be set by the device itself, not having to rely on external signals.

From a security viewpoint, this is preferable since by controlling the application software, the setting of processor modes can also be controlled. It is also possible to have an external signal connected to the circuitry, by which signal it is possible to control the processor mode. By using an external signal, a mode change can be executed easy and fast, which can be advantageous in test environments. A combination of these two mode setting means is feasible.

10

15

25

30

35

Brief Description of the Drawings

The present invention will be described in greater detail with reference to the following drawings, wherein:

Fig. 1 shows a block scheme of a preferred embodiment of circuitry for providing data security according to the present invention; and

Fig. 2 shows a flow chart of a boot process for the circuitry according to the present invention.

20 Description of Preferred Embodiments of the Invention

Fig. 1 shows a block scheme of a preferred embodiment of the present invention. As can be seen, the architecture in Fig. 1 contains both software and hardware. The architecture is implemented in the form of an ASIC (Application Specific Integrated Circuit). The processing part of the architecture contains a CPU and a digital signal processor DSP. These two processor can be merged into one single processor. Normally the CPU handles communication operations and the DSP handles the computation of data.

The secure environment comprises a ROM from which the ASIC is booted. This ROM contains boot application software and an operating system OS. The operating system controls and executes applications and offers various security services to the applications such as control of application software integrity and access control. The operating system has access to the ASIC hardware and it

8

cannot itself provide rigorous hardware security, but it must rely on the security architecture.

Certain application programs residing in the secure environment, i.e. the protected data storage area, has precedence over other application programs. In a mobile telecommunication terminal, in which the ASIC can be arranged, a boot software should exist, which software includes the main functionality of the terminal. It is not possible to boot the terminal to normal operating mode without this software. This has the advantage that by controlling this boot software, it is also possible to control the initial activation of every terminal.

The secure environment also comprises RAM for storage of data and applications. The RAM preferably stores so called protected applications, which are smaller size 15 applications for performing security critical operations inside the secure environment. Normally, the way to employ protected applications is to let "normal" applications request services from a certain protected application. New protected applications can be downloaded into 20 the secure environment at any time, which would not be the case if they would reside in ROM. Secure environment software controls the download and execution of protected applications. Only signed protected applications are allowed to run. The protected applications can access any 25 resources in the secure environment and they can also communicate with normal applications for the provision of security services.

In the secure environment, a fuse memory is comprised containing a unique random number that is generated and programmed into the ASIC during manufacturing.
This random number is used as the identity of a specific
ASIC and is further employed to derive keys for cryptographic operations. Further, storage circuit access
control means in the form of a security control register
is arranged. The purpose of the security control register
is to give the CPU access to the secure environment, or

20

preventing the CPU from accessing the secure environment, depending on the mode set in the register. The processor operating modes can be set in the register by application software, resulting in the fact that the architecture does not have to rely on external signals. From a security viewpoint, this is preferable since by controlling the application software, the setting of processor modes can also be controlled. It is also possible to have an external signal (not shown) connected to the ASIC, by which signal it is possible to set the security control register. By using an external signal, a mode change can be executed easy and fast, which can be advantageous in test environments. A combination of these two mode setting means is feasible.

Preferably, the mobile telecommunication terminal should indicate on the terminal display, via the terminal loudspeaker or in any other visual way, to a terminal user the fact that the terminal is operating in unsecure mode. This will make the user aware of the fact that unsecure mode has been entered.

A watchdog is arranged for various timer purposes. In case signature verification of downloaded software fails, checksums does not match or some other error is detected, the operation of the ASIC, or the mobile telecommunication terminal it is arranged in, should stop. 25 This should preferably not be done immediately when the error occurs. A random timeout, e.g. different time spans up to 30 seconds, is desired. This makes it more difficult for an attacker to detect the instant at which the 30 terminal has detected the error. The disabling of watchdog updating is set in the security control register. The result of this operation is that the terminal will reset itself. The watchdog can also control the time period during which the processor is in the unsecure mode. If other security controlling actions should fail, a maximum 35 given time period is set during which access is given to unsecure processor mode. This restrains the possibility

35

10

for an intruder to perform debugging and testing of the device.

The CPU is connected to the secure environment hardware via a memory management unit MMU that handles memory operations. It also maps virtual addresses to physical addresses in memory for processes executed in the CPU. The MMU is located on a bus containing data, address and control signals. It is also possible to have a second MMU arranged to handle the memory operations for 10 the ASIC RAM located outside the secure environment. A standard bridge circuit for limitation of data visibility on the bus is arranged within the ASIC. The architecture should be enclosed within a tamper resistant packaging. It should not be possible to probe or perform measure-15 ments and tests on this type of hardware which could result in the revealing of security related components and the processing of them. The DSP has access to other peripherals such as a direct memory access (DMA) unit. DMA is provided by the architecture to allow data to be 20 sent directly from the DSP to a memory. The DSP is freed from involvement with the data transfer, thus speeding up overall operation. Other peripherals such as RAMs, flash memories and additional processors can be provided outside the ASIC. A RAM is also arranged outside the secure environment in the ASIC, which RAM holds the non-25 verified software executed by the CPU.

By providing the above described architecture in which the CPU is operable in two different modes, one secure operating mode and one unsecure operating mode, the CPU of the architecture can be enabled to execute non-verified software downloaded into the ASIC. This is due to the fact that only verified software has access to the secure environment. This allows testing, debugging and servicing of the mobile telecommunication terminal and its software without risking that a third party is given access to information which makes it possible to manipulate the security related components of the device

11

so as to affect the security functions when in the secure environment.

In the secure mode, the processor has access to security related data located within the secure environment. The security data include cryptographical keys and algorithms, software for booting the circuitry, secret data such as random numbers used as cryptographical key material, application programs etc. The circuitry can advantageously be used in mobile telecommunication 10 terminals, but also in other electronic devices such as computers, PDAs or other devices with need for data protection. The access to these security data and the processing of them need to be restricted, since an intruder with access to security data could manipulate the terminal. When testing and/or debugging the terminal, 15 access to security information is not allowed. For this reason, the processor is placed in the unsecure operating mode, in which mode it is no longer given access to the protected data within the secure environment.

20 Fig. 2 illustrates a flow chart of the power up boot process for the architecture. At power up, ROM boot software activates secure mode for initial configuration. Then, signatures for the first protected application and operating system to be downloaded are checked. If the signatures are correct, the application and the operating 25 system is downloaded into the secure environment RAM. When the desired software has been downloaded, the CPU is informed that the download is completed and the CPU starts executing the verified software. The operating system and protected application have thus been down-30 loaded into the secure environment in a secure and trusted manner.

However, if the signature check fails or if no signature is present, unsecure mode is activated and the non-verified application is loaded into the ASIC RAM located outside the secure environment. Possibly, the watchdog is set to limit the time period during which the

10

12

unsecure mode is activate. A maximum time period is set during which the unsecure mode is active. When boot is completed, this non-verified application is executed by the CPU. The secure environment is now inaccessible.

Even though the invention has been described with reference to specific exemplifying embodiments thereof, many different alterations, modifications and the like will become apparent for those skilled in the art. The described embodiments are therefore not intended to limit the scope of the invention, as defined by the appended claims.

10

15

20

25

30

35

13

CLAIMS

1. Circuitry for providing data security, which circuitry contains at least one processor and at least one storage circuit and which circuitry comprises:

at least one storage area in said storage circuit, in which storage area protected data relating to circuitry security are located;

mode setting means arranged to set said processor in one of at least two different operating modes, the mode setting means being capable of altering the processor operating mode:

storage circuit access control means arranged to enable said processor to access said storage area in which said protected data are located when a first processor operating mode is set: and

storage circuit access control means arranged to prevent said processor from accessing said storage area in which protected data are located when a second processor operating mode is set, thereby enabling said at least one processor to execute non-verified software downloaded into the circuitry.

- 2. The circuitry for providing data security according to claim 1, further comprising:
- a timer arranged to control the time period during which the processor is in said second operating mode.
 - 3. The circuitry for providing data security according to claim 1 or 2, further comprising:
 - authentication means arranged to authenticate software provided to the circuitry.
- 4. The circuitry for providing data security according to any of the preceding claims, further comprising:

means arranged to indicate in which mode the processor is operating.

- 5. The circuitry for providing data security according to any of the preceding claims, wherein said mode setting means comprise an application program.
- 6. The circuitry for providing data security according to any of the preceding claims, which circuitry is comprised in a mobile telecommunication terminal.
- 7. A method for providing data security in circuitry containing at least one processor and at least one storage circuit, which method comprises the steps of:

storing protected data relating to circuitry security in said storage circuit;

setting said processor in one of at least two different alterable operating modes;

enabling said processor to access said storage area in which said protected data are located when a first processor operating mode is set; and

preventing said processor from accessing said storage area in which protected data are located when a second processor operating mode is set, thereby enabling said at least one processor to execute non-verified software downloaded into the circuitry.

25

30

35

8. The method for providing data security according to claim 7, further comprising the step of:

controlling the time period during which the processor is in said second operating mode by means of a timer.

- 9. The method for providing data security according to claim 7 or 8, further comprising the step of: authenticating software provided to the circuitry.
- 10. The method for providing data security according to any of claims 7-9, further comprising the step of:

indicating in which mode the processor is operating.

- 11. The method for providing data security according to any of claims 7-10, wherein the setting of said processor in one of at least two different alterable operating modes is performed by means of an application program.
- 12. The method for providing data security according to any of claims 7-11, wherein the circuitry containing at least one processor and at least one storage circuit is comprised in a mobile telecommunication terminal.

ABSTRACT

The present invention relates to circuitry and a method for providing data security, which circuitry contains at least one processor and at least one storage circuit. The invention is based on the idea that circuitry is provided in which a processor is operable in at least two different modes, one first secure operating mode and one second unsecure operating mode. In the secure mode, the processor has access to security related data located in various memories located within the 10 circuitry. The access to these security data and the processing of them need to be restricted, since an intruder with access to security data could manipulate the circuitry. When testing and/or debugging the circuitry, access to security information is not allowed. 15 For this reason, the processor is placed in the unsecure operating mode, in which mode it is no longer given access to the protected data.

1/2




Fig. 1

Fig. 2



